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ABSTRACT 
One of the origins of harmonic distortion in CMOS current mir- 
rors is the inevitable mismatch between the MOS transistors in- 
volved. In this paper we examine both single current mirrors and 
complementary class AB current mirrors and develop an analytical 
model for the mismatch induced harmonic distortion. This analyt- 
ical model is verified through simulations and is used for a discus- 
sion of the impact of mismatch on harmonic distortion properties of 
CMOS current mirrors. It is found that distortion levels somewhat 
below 1% can be attained by carefully matching the mirror transis- 
tors but ultra low distortion is not achievable with CMOS current 
mirrors. 
1. INTRODUCTION 
Most current mode circuits rely on current mirrors to produce mul- 
tiple outputs. This is true both for continuous time circuits such 
as current conveyors [ I ]  and for switched current circuits [ 2 ] .  The 
current mirrors used to produce current mode output signals are 
normally not included in a feedback loop and this implies that any 
non-linearity of the current mirrors will directly enter into the trans- 
fer function of the conveyor or current processing circuit. In other 
words, the linearity of the current mirror itself is a fundamental 
limitation in current mode signal processing. The linearity of a 
CMOS current mirror is limited by the matching properties of the 
transistors in the mirror. Some of the current mirror mismatch can 
be attributed to mismatch in geometric sizes and in the transcon- 
ductance parameter of the transistors. Using a standard Shichman- 
Hodges transistor model [3], this kind of mismatch appears as a 
constant factor to the output signal and, hence, does not introduce 
any non-linearity in a single current mirror. However, in a comple- 
mentary class AB current mirror, differences in the current transfer 
ratio between the NMOS and PMOS current mirror introduce non- 
linearities. Another source of mismatch is differences in the operat- 
ing conditions of the current mirror transistors, in particular differ- 
ences in the drain-source voltages of the input transistor and output 
transistor. This mismatch can be eliminated by proper circuit tech- 
niques (cascoding) ensuring identical operating conditions for the 
two transistors [4] and will not be further dealt with in the present 
paper. Another important contribution to the mismatch comes from 
mismatch in threshold voltages, and this contribution is obviously 
non-linear as it appears in the quadratic term of the drain current 
expression. Therefore, this mismatch will give rise to a non-linear 
current mirror transfer function, both for a single current mirror and 
for a complementary current mirror. In the present paper we ana- 
lyze the influence of mismatch in the geometries, transconductance 
parameters and threshold voltages on the distortion in both single 
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Figure 1. Simple CMOS current mirror. 
current mirrors and complementary current mirrors. At high fre- 
quencies mismatch due to capacitive effects also cause distortion 
[5]. This problem falls outside the scope of the present paper. 
2. CURRENT MIRROR MODEL 
In order to simplify the analysis we consider just the simple current 
mirrors shown in fig. 1. The current mirrors are shown without the 
cascoding transistors required to ensure equal drain voltages for the 
input and output transistors. 
For the theoretical analysis we assume a Shichman-Hodges tran- 
sistor model [31. For a single current mirror with an input transistor 
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MI and an output transistor M2 this leads to 
- (1 + P ) i D l  - AV,J ; .~~~D.  (1) P 
where we have used the conventional transistor parameter and volt- 
age notation. We have introduced AVT = VT2 - vT1 and AD = 
p2 - PI and for the last approximation we have assumed A p  << 
P = Pi Y P 2 ,  AVT << @and X l v ~ s i  = X ~ V D S ~  << 1. 
For the complementary current mirror shown in fig. l(b) a sim- 
ilar equation applies to the current mirror M3-M4 and the input 
and output currents are given by  IN = Z D I  + 2 ~ 3  and Z O U T  = 
i D 2 + t i D 4 .  Thedistribution of i1.w between M1 and M3 depends on 
the transistors M5 and M6 and on the magnitude of the input current 
relative to the quiescent current IQ in M1 and M3. For l i ~ ~ /  >> 
IQ we assume i I N  = 201  for Z I N  > 0 and  IN = iD3 for  IN < 
0. For small values of Z I N  we assume 201 = IQ + i 1 ~ / 2  and 
iD3 = - I g + i 1 ~ / 2 .  Also, weassumep = PI 21 P 2  N P 3  2: p4. 
3. DISTORTION ANALYSIS 
Often when calculating harmonic distortion one would make a se- 
ries expansion of the transfer function from the quiescent point, 
taking into account not only the first order (small signal) term but 
also higher order terms. This is perfectly feasible for the simple 
current mirror of fig. I (a) assuming a quiescent current of IQ and a 
signal current of i 1 ~  = I ,  coswt. However, it is not useful for the 
complementary current mirror with different transfer functions for 
positive and negative input signals. Instead, a five points analysis 
based on a calculation of the output signal  io^^ for input signals 
of I,, -Im, Im/2 ,  - Im/2 ,  and 0 can be employed. This method 
was developed more than 60 years ago, [6,7,  81 and has also been 
described in later standard textbooks, eg. [9, 101. The method is 
illustrated in fig. 2. The output signals corresponding to the input 
signals I,, - Im,  I,/2, -Im f 2 ,  and 0 are denoted I m a z ,  I,,,, 
I l l 2 ,  IL1l2, and Io, respectively. It can be shown that the ampli- 
tudes B1,  B2, B3, and B4 of the first order, second order, third or- 
der and fourth order harmonics, respectively, in the output signal 
can be approximated by 
Input she-wave 
Figure 2. Current mirror input and output waveforms 
The distortion corresponding to the different harmonics is then ob- 
tained as 
For the CMOS current mirrors shown in fig. 1 the second order 
and third order harmonic distortion has been calculated. The results 
of this analysis can be summarized as follows: 
For the single current mirror we find: 
(9) 
For the complementary current mirror we find (for 1, >> 19): 
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D;,AV,, 0.13(1 - 2 4;: -) 2; -uVTN (15) 
4. DISCUSSION 
Examining first the single current mirror we see as expected that 
the distortion is caused only by threshold voltage mismatch and not 
by gain errors. Also, we find that the distortion is linearly related 
to the threshold voltage and increases with increasing signal am- 
plitude relative to the quiescent current. Apparently, the second 
harmonic D2 is much larger than the third harmonic D3. Obvi- 
ously, for this type of current mirror distortion can be reduced by 
using a large quiescent current relative to the signal swing and by 
using long transistors. This will lead to a fairly large effective gate 
voltage, so the design consideration for minimum distortion will be 
to bias the current mirror to the maximum quiescent input voltage 
which can be used in the system. This is ultimately limited by the 
supply voltage. In other words, low distortion requires high sup- 
ply voltage and high quiescent current, i.e. large power consump- 
tion. In order to reduce AVT, large geometry transistors can be em- 
For the complementary current mirror we see that a second har- 
monic is generated both by mismatches in p and by mismatches in 
VT whereas the third harmonic is only caused by threshold volt- 
age mismatch. We see that the distortion caused by mismatch in p 
(i.e. in transistor geometries and transconductance parameters) is 
only weakly signal dependent (for I ,  >> I Q )  and can be min- 
imized only by a careful matching of the transistors. The distor- 
tion caused by threshold voltage mismatch decreases with increas- 
ing signal amplitude and can be reduced by using long transistors, 
which leads to large effective gate voltages, again requiring large 
supply voltage. Fortunately, even a small quiescent qurrent IQ will 
reduce the second harmonic distortion significantly due to the fac- 
tor (1 - 2 d m )  so there is no need for a large quiescent cur- 
rent, implying that the power consumption can be kept low with 
the complementary current mirror. Obviously, for small signals 
( I ,  5 I Q )  the expressions given above are not correct. An analy- 
sis of this situation yields distortion dependencies similar to the sin- 
gle class A current mirror. 
From a design point of view statistical variations in VT and P 
must be taken into account. The distortion model given above can 
be used together with statistical models 111, 12, 131 relating the 
variation in VT and P to the design parameters W and L to give es- 
timates for the attainable distortion levels. Assuming that AVTN, 
AVTP, A ~ N  and ADP are characterized by the standard devia- 
tions UV,, , uvTP, up, and up, we find the following contribu- 
tions to the distortion in the complementary current mirror: 
ployed. 
D;,Av,, = 0.13(1 - 2  JZ2L -) -uvTP (16) 
and 
A common approximation is to consider up lo  and UV, to be in- 
versely proportional to the square root of the gate area with propor- 
tionality constants AB and Av, , respectively [12]. As an example, 
the constants found in 1121 for a 2.5pm n-well process are as fol- 
lows: 
Parameter NMOS PMOS Unit 
A@ 2.3 3.2 % p m  
H*l 
It should be emphasized that these parameters are process- 
specific. The parameters given above are from a specific 2.5pm 
process and can only be used for this process. For transistor ar- 
eas on the order of (10pm:12 the parameters above lead to ‘TO / P  of 
about 0.3% and UV, of about 3 m V .  With realistic values of p, I, 
and IQ it is evident from (13)-(18) that the threshold mismatch is 
the dominant cause of distortion. It is not obvious whether the sec- 
ond harmonic or the third harmonic will dominate. This depends on 
IQ/ Im  as can be seen from (15) and (16). It can also be noted that 
the different contributions to the total harmonic distortion, THD, 
given by (l3)-( 18) are no1 uncorrelated. From (1 1) and (12) we 
note that the second harmonic depends on the sum of NMOS and 
PMOS threshold voltage mismatch whereas the third harmonic de- 
pends on the difference between the NMOS and PMOS threshold 
voltage mismatch. Thus, the threshold voltage mismatch may can- 
cel the third order harmonlc distortion while causing a significant 
second order distortion or vice versa. However, a worst case esti- 
mate may be obtained by adding the (squared) distortion contribu- 
tions given by (13)-(18). 
5. A DESIGN EXAMPLE 
Let us consider a complementary current mirror with a maximum 
input current of I ,  = 100pA. We would like to operate the 
mirror from supply voltages of VDD = -VSS = 1.5V and 
at a quiescent current of I Q  = 5pA.  For the transistors we as- 
sume pClnCoz = 5 0 p A / V 2 ,  IpplCoom = 2 0 p A / V 2 ,  and VTN = 
~ V T P ~  = 0 . W .  The mirror transistors must be designed with 
a maximum gate-source voltage which will fit within the supply 
voltage limitations. We select Wl/L1 = 16 and W3/L3 = 40, 
giving a maximum gate-sciurce voltage of about 1.3V which still 
leaves room for the drain-source saturation voltages of M5 and M6 
(see fig. l(b)). Let us assume a = 10pm and a = 
16pm. With the matching parameters from the table above we find 
uv,, = 3 . 0 m V ,  uv,, = 2 .2mV,  u ~ , / P N  = 0.23% and 
o p p  /Pp = 0.20%. Using even larger areas may not yield signifi- 
cant improvements as the mismatch tends to reach saturation values 
for large area devices 1131. From (1 1) and (1 2) we find estimates for 
the distortion as follows: ~ 3 2 , ~ p ,  2: 0.06%, D z , ~ p ,  2: 0.05%, 
Dz,Av,, N 0.17%, D~,~iv,, 21 0.12%, Ds ,Av ,~  21 0.08%, 
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Im  = 1OOpA 
(W/L)p  = 40 
(W/L)N = 16 
Single mirror Dz 
IQ = 150pA D3 
THD 
Compl. mirror DZ 
IQ = 5 p A  D3 
THD 
Poor matching Fair matching 
AVTN = -10mV 
A V T ~  = -5mV 
AVTN = -5mV 
AVTP = 3mV * = 0.02, % = 0.01 
Theory Simulation Theory Simulation 
0.14% 0.17% 0.07% 0.09% 
0.03% 0.03% 0.01% 0.0 1 % 
- 0.18% - 0.09% 
2.60% 2.32% 0.34% 0.32% 
0.14% 0.18% 0.22% 0.25% 
- 2.37% - 0.43% 
= 0.05, e = -0.03 
O N  B N  
Table 1. Calculated and simulated distortion levels for selected current mirror examples 
Theory 
0.04% 
0.00% 
0.27% 
0.03% 
- 
- 
and D3,avTP 2 0.06%. A worst case estimate for the THD would 
then be a THD of about 0.25% for a mirror with all the mismatch 
parameter values corresponding to the standard deviations in VT 
and p. With four independent mismatch parameters only about 
(0.68)4 x loo%= 22% of the functional devices of a fabrication 
batch can be expected to have all four mismatch parameters smaller 
than the standard deviations. A more useful estimate for the worst 
case distortion would be to consider the 3g-limit. As the distor- 
tion components are proportional to the mismatch parameters this 
would result in an estimated THD which is below 0.75% for more 
than 98% of the devices in a batch. 
Simulation 
0.05% 
0.00% 
0.05% 
0.25% 
0.04% 
0.26% 
6. SIMULATION 
In order to verify the analytical model and to investigate whether 
a more realistic model than the ideal Shichman-Hodges transistor 
model would significantly influence the considerations given above 
the current mirrors have been simulated using device parameters 
(level 3) from a commercially available 2pm CMOS process. Sim- 
ulations have been carried out for different values of mismatch, also 
values of mismatch significantly exceeding the values which can be 
expected in practice in order to verify the analytical model. 
Representative results are shown in the table above, illustrating 
the distortion levels found in mirrors with different mismatches. It 
is found that although the transistor model used for the theoretical 
analysis is very simple the distortion analysis gives results which 
are in reasonable agreement with the simulated values and it reveals 
the relevant dependencies and design criteria. Also, by comparing 
the THD and the second and third harmonic we see that harmonics 
of higher order than 3 do not contribute much to the total harmonic 
distortion and that distortion levels of less than 1 % THD can be ob- 
tained through a careful design. 
7. CONCLUSION 
We have presented an analytical model for the distortion in CMOS 
current mirrors, both single current mirrors and complementary 
current mirrors. The model has been verified through simulations 
and relevant design considerations for low distortion current mir- 
rors have been discussed. The model can be combined with sta- 
tistical models for variations in device parameters and can be used 
to estimate expected distortion levels versus layout parameters. It 
is found that distortion levels below 1% are attainable. However, 
it is also clear that ultra-low distortion requirements cannot be ful- 
filled by a current mirror. This implies for instance that a current 
mirror should not be inserted in a feedforward signal path in a sys- 
tem with requirements for very low distortion or in the I/O path to 
a high precision data converter. 
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